|
Home
Bio Sketch
Teaching
Research
|
|
|
|
|
VLSI
Design
|
|
Course Code:
|
EE-424
|
Semester:
|
Fall 2011
|
|
Credit Hours:
|
3+1
|
Prerequisite Codes:
|
|
|
Instructor:
|
Dr. Awais M. Kamboh
|
Discipline:
|
|
|
Office:
|
Room
#214
|
Telephone:
|
+92
(0)51 9085 2119
|
|
Lecture Days:
|
W,Th (Labs Tu)
|
E-mail:
|
awais.kamboh@seecs.edu.pk
|
|
Class Room:
|
CR-2,
Digital Lab
|
Consulting Hours:
|
1300
to 1500 hrs or by Appt.
|
|
Knowledge Group:
|
Digital Systems and Signal Processing
|
Updates on LMS:
|
|
|
|
|
|
|
|
Course Description:
|
|
|
This course aims at providing the under-graduate electronic
engineering students an introduction to integrated circuits, IC
fabrication process, VLSI circuits and systems and their design. The main
focus of this course is the study of basic electrical properties of CMOS,
design of basic digital building blocks using MOS transistors, modeling
of interconnecting wires and clocking techniques. The course also
addresses the optimization of designs with respect to a number of
metrics: cost, reliability, performance, and power dissipation. The
course objective is to provide the student with a solid understanding of
the underlying mechanism and solution techniques to the above design
issues, so that the student, when working as industrial designer, is
capable of identifying the key problems and focus his attention to
resolve them. The students will learn to use Cadence ASIC Design Suite
during the course.
|
|
Course Outcomes/Objectives:
|
|
|
By the end of the course the students
will be able to
·
Describe VLSI systems and list specific
examples.
·
Analyze the operation of CMOS inverter
characterize its performance.
·
Analyze the operation of various CMOS
based logic functions.
·
Design and simulate transistor based
digital circuits.
·
Create layouts for fabrication of ASICs.
·
Analyze and design various types of
memories.
·
Use Cadence software to simulate and
design ASICs
|
|
Books:
|
|
Text
Book:
|
Digital
Integrated Circuits: A Design Perspective by Jan Rabaey,
Anantha Chandrakasan
&Borivoje Nikolic,
2nd Edition, 2003, Prentice-Hall
|
|
Reference
Books:
|
Principles of CMOS VLSI
Design. N. Weste and D. Harris, 3rd
Edition, 2005. Addison-Wesley.
Introduction to VLSI Circuits
and Systems. John P. Uyemura, 2001, Wiley.
|
|
|
S/No.
|
Lecture
Topics
|
|
|
1
|
Introduction
|
|
|
2
|
Historical Perspective
|
|
|
3
|
Design metrics
|
|
|
4
|
IC Manufacturing
|
|
|
5
|
Design Rules
|
|
|
6
|
Switch Logic
|
|
|
7
|
Complex Logic
|
|
|
8
|
Inverter Delay Optimization
|
|
|
9
|
Logical Effort
|
|
|
10
|
Wires
|
|
|
11
|
MOS transistor model
|
|
|
12
|
MOS Capacitance
|
|
|
13
|
MOS VTC
|
|
|
14
|
CMOS Delay model
|
|
|
15
|
CMOS power
|
|
|
16
|
Technology Scaling
|
|
|
17
|
Complex Logic
Optimization
|
|
|
18
|
Pass Transistor Logic
|
|
|
19
|
Dynamic Logic
|
|
|
20
|
Energy/Power
|
|
|
21
|
Memory
|
|
|
22
|
Latches/Registers
|
|
|
23
|
Sequential Logic
|
|
|
24
|
Timing
|
|
|
25
|
Clocks and Power
|
|
|
26
|
Arithmetic
|
|
|
S/No.
|
Lab
Topic
|
|
|
1
|
Introduction
to Schematics Entry
|
|
|
2
|
Introduction to Layout, LVS, DRC
|
|
|
3
|
Complex Gates using
Layout XL
|
|
|
4
|
Layout of Transmission Gates, MUX, XOR
|
|
|
5
|
Timing Analysis
|
|
|
6
|
Parametric Analysis
|
|
|
7
|
HW/SW Ring Oscillator
|
|
|
8
|
Shift Register Design
|
|
|
9
|
The Register File
|
|
|
10
|
The Program Counter
|
|
|
11
|
The ALU
|
|
|
12
|
Datapath Assembly
|
|
|
13
|
Introduction to Top-Down
Design
|
|
|
14
|
The Controller
|
|
|
15
|
Peripherals and Top Level
Integration
|
|
Grading Weightages:
|
|
|
Theory:
|
75%
|
|
Practical:
|
25%
|
|
Quizzes:
|
12% of 75= 9% of 100
|
|
Assignments:
|
08%
of 75 = 6% of 100
|
|
Mid
Semester Exams:
|
40% of 75 = 30% of 100
|
|
End
Semester Exam:
|
40%
of 75 = 30% of 100
|
|
Labs:
|
72% of 25 = 18% of 100
|
|
Final
Project:
|
28%
of 25 = 7% of 100
|
|
|
